

FIG. 1




FIG. 2

CLOCK DELAY D_i (UI): DELAY TIME BETWEEN CLOCK SELECTION AND CLOCK OUTPUTTING

PHASE DETECTION PERIOD T_p (UI): TIME IT TAKES TO PERFORM PHASE COMPARISON AND AN OR LOGIC PROCESS

CLOCK CONTROL INTERVAL T_g (UI): CLOCK-PHASE-SWITCHING PITCH = PHASE DETECTION PERIOD T_p + CLOCK DELAY D_i

LOOP DELAY (UI): CLOCK DELAY + 1 PHASE-COMPARISON CYCLE





FIG. 3


FIG. 4

FIG. 5

VALUE OF 0.675 UI PRESCRIBED BY SFI-5
SPECIFICATIONS + JITTER INCREMENT OF
0.025 UI CAUSED BY I/O




FIG. 6

VALUE OF 0.675 UI PRESCRIBED BY SFI-5
SPECIFICATIONS + JITTER INCREMENT OF
0.025 UI CAUSED BY I/O




FIG. 7





FIG. 8

FIG. 9





FIG. 10


FIG. 11



FIG. 12

FIG. 13

8-1 SELECTOR CIRCUIT



○: DIFFERENTIAL SMALL AMPLITUDE (1.3v/1.8v)

Ø: CMOS LEVEL (0v/1.8v)

FIG. 14




FIG. 15

CONFIGURATION OF CLOCK DATA RECOVERY CIRCUIT ADOPTING DATA
DELAY METHOD IN ACCORDANCE WITH FOURTH EMBODIMENT





FIG. 16


FIG. 17

FIG. 18

BLOCK DIAGRAM OF COMPARATIVE EXAMPLE OF VCO TYPE




FIG. 19





FIG. 20

FIG. 21

CLOCK DELAY D_i (UI): DELAY TIME BETWEEN CLOCK SELECTION AND CLOCK OUTPUTTING

PHASE DETECTION PERIOD T_p (UI): TIME IT TAKES TO PERFORM PHASE COMPARISON AND UP/DOWN COUNTING

CLOCK CONTROL INTERVAL T_g (UI): CLOCK-PHASE-SWITCHING PITCH = PHASE DETECTION PERIOD T_p + CLOCK DELAY D_i

LOOP DELAY (UI): CLOCK DELAY + 1 PHASE-COMPARISON CYCLE




FIG. 22




FIG. 23




FIG. 24

VALUE OF 0.675 UI PRESCRIBED BY SFI-5
SPECIFICATIONS + JITTER INCREMENT OF
0.025 UI CAUSED BY I/O





FIG. 25

T_a : PHASE DETECTION PERIOD IN THE CONVENTIONAL SYSTEM, THAT IS, TIME IT TAKES TO REACH A COUNT OF N LOOP DELAY IN THE PRESENT INVENTION, THAT IS, A PERIOD BETWEEN REFLECTION OF A PHASE COMPARISON RESULT AND PHASE COMPARISON

T_b : WANDER FOR PERIOD T_a


FIG. 26

FIG. 27

VALUE OF 0.675 UI PRESCRIBED BY SFI-5
SPECIFICATIONS + JITTER INCREMENT OF
0.025 UI CAUSED BY I/O




FIG. 28